


- Workshop on Knowledge Discovery in Scientific Applications
- 17-19 listopad, 2008, Poreč



Applied scientific research with industrial impact

Branka Medved Rogina
Peter Škoda

Institut "Ruđer Bošković"
Zavod za elektroniku
Laboratorij za istraživanje slučajnih signala i procesa



Mjerno analitička proceduralna tehnologija za mjerno-senzorske i/ili komunikacijske primjene u elektronici i optoelektronici



- Suvremena znanstvena mjerna instrumentacija
- Virtualna mjerna instrumentacija
(LabVieW + National Instuments DAQ)
- Programirljiva logička tehnologija
- MentorGraphics
- MatLab
- MATEMATICA
- Statistica, Origin




Istraživačka problematika iz područja optoelektronike

- Optoelektronički detektor položaja šipki izvora radioaktivnog zračenja (1983)
- Mjerenje značajki optičkih vodova (Iskra, 1991)
- Time-of-flight laserski sustavi (1993)
- Svjetlovodni senzor doze gamma zračenja (1996)
- Kvantni generator slučajnih brojeva (WB, 2004)
- Optimizacija optičkog joysticka (SAD, 2007)
- ELKA - tvornica optičkih kabela (2008) ?





Branka Medved Rogina, Peter Škoda (ZEL)
Mario Stipčević (ZEF)






Test report for CTI Electronics optical joystick



The aim of the project is to experimentally establish the base line of CTI Electronics optical joystick performance and explain the main features of its response in order to be able to address solutions for improving the performance.

The measurements of joystick response characteristics were made thought the development of LabVIEW application program and the assembly of mechanical translation stage and electronics hardware circuitry. Through these means, alterations of joystick response characteristics due to movement of joystick lever and functional differences in detection channels (reflective mirrors) have been quantified.






In accordance to the above, we have defined the list of tasks to be done:

- to determine the best way **to improve the linearity** and the efficiency of the output voltage(s) with respect to the said movement;
- to investigate a possibility **to make the plateau regions smaller** with respect to the active response area.
- to find a way **to perform adjustment of the light intensity** of the source such that the voltage span at the output is independent of aging, temperature effects etc.








Motorized rotation stage CR1/M-Z6E
with driver (Thorlabs)



Postav za automatizirano, pozicijski razlučeno (x,y) mjerjenje vrlo niske razine svjetla_ver. 2









Mikan2_v2a_BMR.vi

C:\Documents and Settings\Administrator\Desktop\Mikan2_v2a_BMR.vi

Last modified on 8.7.2008 at 16:51


Printed on 12.8.2008 at 13:51

Front Panel





Measurement results Table

angle/degrees	Voltage 1 (V)	Voltage 2 (V)	difference/V
-20.000000	2.217578	0.552686	1.664893
-19.000000	2.236377	0.567969	1.668408
-18.000000	2.248193	0.626099	1.622095
-17.000000	2.303296	0.682520	1.620776
-16.000000	2.373462	0.781250	1.592212
-15.000000	2.428833	0.905933	1.522900
-14.000000	2.515356	1.080493	1.434863
-13.000000	2.621704	1.289038	1.332666
-12.000000	2.726978	1.497998	1.228979
-11.000000	2.863086	1.710352	1.152734
-10.000000	2.986157	1.948535	1.037622
-9.000000	3.052026	2.197949	0.854077
-8.000000	3.063721	2.392651	0.671069
-7.000000	3.077417	2.487744	0.589673
-6.000000	3.074121	2.462915	0.611206
-5.000000	3.059424	2.324854	0.734570
-4.000000	3.022534	2.205078	0.817456
-3.000000	2.908643	2.209106	0.699536
-2.000000	2.785352	2.293799	0.491553
-1.000000	2.670874	2.403833	0.267041
0.000000	2.563501	2.521802	0.041699
1.000000	2.464502	2.683643	-0.219141
2.000000	2.363599	2.847778	-0.484180
3.000000	2.253882	3.032544	-0.778662
4.000000	2.235571	3.116260	-0.880688
5.000000	2.192554	3.281885	-1.089331
6.000000	2.238550	3.421777	-1.183228
7.000000	2.328198	3.511865	-1.183667
8.000000	2.431055	3.600195	-1.169141
9.000000	2.475146	3.648267	-1.173120
10.000000	2.433740	3.574438	-1.140698
11.000000	2.286792	3.451880	-1.165088
12.000000	2.109326	3.319629	-1.210303
13.000000	1.906885	3.219727	-1.312842
14.000000	1.725513	3.080054	-1.354541
15.000000	1.559473	2.920850	-1.361377
16.000000	1.388745	2.779761	-1.391016
17.000000	1.231006	2.676831	-1.445825
18.000000	1.076392	2.613403	-1.537012




Vremenske značajke VLSI logičkih sklopova (mjerjenje kratkih vremenskih intervala)

- globalno asinhroni i lokalno sinhroni sustavi
- gustoća integracije i brzina rada se povećavaju: zahtjevi na vremenske značajke i sinkronizaciju





SYNCHRONIZER




D bistabil: memorijski element

- Asinhroni ulazni signali koji ne zadovoljavaju vrijeme postavljanja i vrijeme zadržavanja dovode do metastabilnosti
- Povećanje respoloživog vremena smirivanja rezultira ukupnim povećanjem vremena kašnjenja flip-flopa
- Pogreška nastaje AKO se izlaz nije ustalio do trenutka kada postaje ulazni signal za sklopljje koje slijedi


$$t_R = \left(\frac{1}{f_{CL}} - t_{PD} - t_{SU} \right)$$



Rizici primjene programirljivih logičkih sklopova u ugrađenim industrijskim računalima




Branka Medved Rogina, Peter Škoda (ZEL), Karolj Skala (CIR) - IRB
Maja Vlah, Siniša Marijan - IET Končar






Programirljivi logički sklopovi

- Digitalni integriranih logički sklopovi koji **se mogu konfigurirati** za izvršenje željene funkcije, a prema specifičnim namjenski određenim zahtjevima.
- Konfiguriranje programirljive logičke strukture se postiže **putem namijenskih programskih alata** koji korisniku pomažu definirati željenu funkciju sklopa.
- Na taj način upotreba programirljive tehnologije pruža inženjerima veću **fleksibilnost i kraće vrijeme** potrebno za razvoj, testiranje i implementaciju sklopovske izvedbe.
- **Raspon funkcija** koje ovi sklopovi mogu izvršavati je prilično širok: od jednostavnih, poput dekodiranja adresa, do vrlo složenih, poput mikrokontrolerskih sustava.



Podjela programirljive logike



Jednadžba metastabilnosti

Kolika je vjerojatnost da će sklop ući u metastabilnost?

Koliko dugo će to stanje trajati?

$$MTBF = \frac{e^{\frac{t_R}{\tau}}}{2 \cdot f_{CL} \cdot f_D \cdot W} \text{ ili } \frac{10^{\frac{t_R}{\tau_D}}}{2 \cdot f_{CL} \cdot f_D \cdot W}$$

f_{CL} frekvencija clocka



f_D frekvencija podataka

W prozor metastabilnosti (vjerojatnost ulaska u metastabilnost!)

t_R raspoloživo vrijeme smirivanja

τ konstanta razlučivosti (vrijeme trajanja metastabilnosti!)

$\tau_D = \tau / \log(e)$




Mjerne metode




Metoda inicirane metastabilnosti sinkronim
signalima pobude (**Foley**)

Metoda inicirane metastabilnosti asinkronim
signalima pobude (**oscilatori**)



Late transition detection (**LTD**) metoda



ispMACH 4A (PLD)



Spartan-3



Configurable Logical Block (CLB) - logički blokovi koji sadrže pregledne tablice (Look-Up Table - LUT) kojima se ostvaruju logičke funkcije

Input/Output Block (IOB) - ulazno/izlazni blokovi kojima se prenose podaci između I/O izvoda i interne logike.

Block RAM (BRAM) - memorijski blokovi, veličine 18 kbit koji se mogu spajati u memorije željenog kapaciteta i širine riječi.


Multiplier Block - 18x18-bit množila.

Digital Clock Manager (DCM) Block - blokovi namijenjeni distribuciji, kašnjenju, djeljenju, množenju i faznom pomicanju signala takta.

0.8 - 2.31 ns vrijeme kašnjenja

5.18 ns vrijeme postavljanja




3.57 ns vrijeme zadržavanja



Virtex-5


Phase Locked Loop (PLL) Block, **Digital Clock Manager (DCM) Block** – elementi namijenjeni generiranju i distribuciji signala takta.




Embedded Processor Block – PowerPC 440 procesor



DSO - prikaz signala




data signal (C3)
clock signal (C2)
output signal (C4)





Foley metoda







Metoda oscilatori



LTD metoda




IOB, $f_D = 20.55 \text{ MHz}$

Frekvencija (MHz)	Poluperiod (ns)	Razlika (ps)	Broj događaja	Vrijeme (s)	MTBF (ms)
420	1.19048	-	643	60	93.3126
560	0.892857	297.619	27954	60	2.14638

$$\tau = 0.0854 \text{ ns}$$

Tablica 3.8: Rezultati mjerjenja IOB Virtex-5 FPGA LTD metodom



Zaključak o metodama


- Metoda Foley i Metoda s oscilatorima pokazale se dovoljno **razlučive, ponovljive, jednostavne** i daju jednake rezultate i u slučaju brzih programirljivih tehnologija. Predstavljaju idealno rješenje za primjenu u **laboratorijskim uvjetima** budući da osim određivanja konstante razlučivosti i širine prozora metastabilnosti daju i mogućnost izravnog praćenja vremenskih značajki signala u uvjetima metastabilnosti.
- Nova LTD metoda i **PLL za generiranje signala takta** pružaju optimalne mogućnosti za realizaciju jednostavnijeg mjernog okruženja za potrebe mjerena u **industrijskim uvjetima**.



Usporedba rezultata mjerjenja

	Vrsta bistabila	τ (ps)	T_w (ps)	Metoda/Izvor
Spartan-3	IOB	28	<10	Foley
		40	<10	Osc
		34-38	-	LTD
	CLB	-	-	Foley
		37-39	<10	Osc
		-	-	LTD
Virtex-5	? ⁸	68	-	[14]
	IOB	22	<10	Foley
		20	<10	Osc
		39	-	LTD
	CLB	63-92	<10	Foley
		65-88	<10	Osc
		129	-	LTD
ispMACH 4A	-	53	0.025	[15]
		42	$1.012 \cdot 10^7$	[16]
		176	nema podatka	[2]
		61	0.490 / 0.030	[2]

Tablica 4.1: Značajke metastabilnosti FPGA i CPLD bistabila



Problem metastabilnosti pri uporabi sklopolja zasnovanog na taktom vođenim bistabilima

- ne postoji mogućnost potpune eliminacije metastabilnog ponašanja
- uporaba bržih bistabila redovito smanjuje vjerojatnost metastabilnosti
- dva ili više bistabila spojena u seriju (kvadrat vrijednosti vjerojatnosti!)
- vjerojatnost da će pojava metastabilnosti ugroziti funkcionalnost sklopa smanjuje se eksponencijalno sa smanjenjem frekvencije takta
- moderni programirljivi sklopovi su bitno pouzdaniji s obzirom na vjerojatnost metastabilnosti (nemogućnost detektiranja metastabilnosti)
- utjecaj temperature i promjena napona napajanja potrebno dodatno istražiti

